Abstract-In order to achieve desirable power quality in the critical bus (CB) in microgrids, primary and secondary control can be used to realize unbalance compensation and at the same time, to make distributed generators (DGs) share the compensation efforts. Considering that the power quality requirements in different areas and for different consumers can be different, this paper implements a tertiary control over secondary and primary control levels so as to achieve optimal unbalance compensation control. Hardware-in-the-Ioop results are presented to demonstrate the effectiveness of the method.
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I. [NTRODUCTION
As a way of actualizing the new paradigm of distribution, micro grid concept was proposed for liberalizing the operation of each system fraction so as to make proper use of distributed generators (DGs) [1] . However, the increasing number of DGs brings challenges for stability, reliability and power quality issues. Also the performance of unbalance voltage sensitive equipment, such as induction motors, is deteriorated. Conventionally, series active power filter can be a solution for compensating unbalances by adding negative sequence voltage in series with the distribution line [2] . [n some works shunt active filters are used to inject current so as to balance the current and to compensate unbalances [3] .
[n case of islanded microgrids, DG units can be employed as active filters and compensators so as to make full use of them. In addition, the compensation efforts can be shared among DGs so as to distribute the current of a single compensator under severe unbalance conditions. hierarchical control is proposed so as to compensate unbalance voltage in the point of common coupling (PCe) in an islanded system [4] . However, the power quality in DG terminals and other buses is sacrificed. The compensation limitation of each DG and the deterioration of power quality in other buses are also not considered. Apart from technical issues, power quality related economic issues should also be considered. For instance, the power quality requirements are unequal in different areas and for different consumers. It can be more convenient to differentiate the power quality levels for different types of 978-1-4799-3866-7/14/$31.00 ©2014 [EEE electric consumers. A project in the Consortium for Electric Reliability Technology Solutions (CERTS) [5] and a four-year project in Sendai, Japan, [6] have demonstrated the need for multiple power quality service for future grids.
In order to achieve multi-power-quality-Ievel (MPQL) control in islanded microgrids this paper proposes a tertiary control, which inherently is an optimization method, on the basis of secondary and primary control for unbalance compensation. The paper is organized as follows. Section II introduces the proposed hierarchical control for unbalance compensation and MPQL control. Section III analyzes and models the unbalanced system. A 2-DG, 3-bus microgrid is also described and taken as the example system in this study. Based on this model, Section IV formulates the mathematical model for optimization. Hardware-in-the-Ioop results in Section V demonstrate the effectiveness of the method. Section VI gives conclusion.
[I. HIERARCHICAL CONTROL FOR VOLTAGE UNBALANCE COMPENSATION AND MPQL CONTROL
The hierarchical control for micro grids is defined in [7] . Based on this defmition, this paper establishes a hierarchical control for actualizing unbalance compensation and MPQL control, as shown in Fig. 1 . An example islanded system is outlined in the PLANT part depicted in Fig. 1 . The DG power stage is represented by a power electronics inverter. One or more DG units are connected to a local bus (LB) to supply local loads. A critical bus (CB), which contains critical loads and power-quality sensitive loads, may exist in the system. [n order to keep the safe operation of the system and also for protecting critical loads in CB, DG units should ensure that CB has the highest power quality. However, voltage unbalances may appear when unbalanced load is connected, causing unbalance voltage in different buses. In order to achieve better power quality in the CB, DG units can be employed as distributed active compensators to share the compensation efforts by means of secondary control and primary control. Furthermore, considering the distribution line differences, DG compensation capabilities, as well as different power quality requirements in DG side and other buses, a tertiary control can be implemented to differentiate the compensation efforts among DG units so as to achieve optimal operation objectives. 
A . Primary Control and Inner Control Loops
The control structure of local controller is shown in the Primary block in Fig. 1 , which includes curr ent and voltage control loops, active and reactive power droop control loops and virtual impedance loops. All the control loops are designed in afJ frame. The output active and reactive power of the inverter is first calculated based on the instantaneous power theory [8] . Positive sequence active and reactive power (p + and Q-) can be extracted by using low pass filters (LPF) [4] . The calculated p + and Q-are then used by droop controller for p + jQ-sharing control. In addition to droop control, a virtual impedance loop is implemented in this paper to help the decoupling of P and Q, and make the system more damped without sacrificing system efficiency. In order to track non-dc variables, proportional-resonant controllers can be used to control voltage and current in the stationary reference frame. The detailed designing and description of the primary control loops can be found in [4] .
B . Secondary Control Loop
Secondary control loop deals with unbalance compensation of critical bus voltage by sending UCRdq to local controllers through low bandwidth communication links. As shown in Fig.  1 , the positive and negative sequence voltage on CB ( VtRd q and VCB d q ) are first measured locally and sent to MO central controller. VUF at CB can be calculated as follows [9] :
The error between calculated VUF and desired VUF* is fed to a proportional-integral (PI) controller. Afterwards, the output of PI controller is multiplied by VCR d q to generate the common compensation reference UCRdq [4] . In each local 2 primary controller, the UCRdq is transformed to afJ frame where -r/J* is used as the rotation angle as the transformation is executed over negative sequence values.
C. Tertiary Control Loop
With secondary control the compensation can be performed and equally shared among DOs. However, considering DO compensation limitations and power quality requirements in different LBs, the compensation efforts can be differentiated by multiply a TCG to the common compensation reference UCRdq.
With centralized control system, essential information can be collected by using data acquisitions and communications so as to execute optimization functions which decides the optimal values of TCGs. The optimization objective in this paper is that according to the different unbalance limits of different buses, the VUF in different LBs is controlled to different levels by changing individual TCGs. However, there is no simple relationship between TCG and VUF values, in other words, the challenges are the modeling and simplification of the unbalance system as well as the formulation of the mathematical problem handled by the optimization algorithm. Accordingly, mathematical model and optimization algorithm are required in tertiary level.
III. UNBALANCE SYSTEM MODELING
As radial networks are often used in microgrids, a 2-00 3-Bus islanded system is taken as an example. Its single-line diagram is shown in Fig. 2 (a) . The transmission line admittance can be estimated as Yo/, Y/ and Yo2, Y2. A negative sequence equivalent circuit is built, as shown in Fig. 2 (b) , so as to analyze negative sequence voltage changes in each bus.
Assuming the presence of unbalanced loads, as that shown in Fig. 3 
where Yp and Vp are respectively the admittance matrix and phase voltage in 3-phase system, Y" V, and I, are respectively the sequence admittance matrix, sequence voltage and sequence current, and A is the transformation matrix between 3-phase system and sequence system. The detailed matrix can be found in the Appendix. The positive and negative sequence currents can be obtained by solving (2):
Yu where I and V are respectively the current and voltage phasors, the superscripts P and N denote the positive-and negative-sequence quantities respectively. Y and Y" are the admittances shown in Fig. 3 , a is equal to ILl 20° . As the positive sequence voltage is usually much larger than negative sequence voltage, V�N can be neglected.
Based on the equivalent model and assuming that positive and negative-sequence voltage and current can be measured locally and sent to central controller in dq reference frame for tertiary optimization, the negative-sequence electrical relationship among buses can be established based on Fig. 2 (b) as follows:
where the superscript N denotes negative sequence quantities, VIol and Vlo2 are the voltages at DO sides, VrRI and VrR2 are the voltage at LB I and LB2, VCR is the voltage at CB, Yol, Yo2, YI and Y2 are the admittances of distribution lines. KI, K2, K3, K4 are constants (see Appendix).
A simplified compensation process can be sketched from (4), (5) and (6), as shown in Fig. 4 . The V�N axis denotes the negative sequence voltage at both DO sides while the V B N axis denotes the negative sequence voltage at buses. Assuming a case that YI < Y2 < Yol = Yo2, it can be observed that without compensation ( V,;N = 0 ), the negative sequence voltage on CB and LBs is high, and the negative sequence voltage on LB2 is higher than at LB 1 because of the distribution line differences. The secondary compensation control is actually adjusting the negative sequence voltage at DO side toward negative direction so as to reduce the negative sequence voltage in CB and LBs. After compensation, the negative sequence voltage at CB is kept at a low level, while the negative sequence voltage at LB 1 and LB2 can be also lower but has inversed direction before and after compensation.
In addition, from (4) and (5) we can see that by adjusting V,� and V,;� the negative sequence voltage in LB 1 and LB2
(Vr � l and V/f12) can be modified.
As the total amount of compensation effort (V , N total ) is automatically controlled by secondary control aiming at compensating the unbalance level on CB to a fixed low level, V,; �total can be obtained by either measuring the total negative sequence voltage at all the DO sides or acquiring from the output of secondary control. TCGs can be used as decision variables for changing the compensation efforts of each DO unit by applying:
Si -
I TCGs
. S_ tot a l which means the negative sequence voltage at the i' h DO side ( v,J ) is decided by the ratio of TCGj compared with the total amount of TCGs. Based on (4)�(7), tertiary optimization can be implemented to vary the sharing ratio of compensation efforts according to the power quality requirements on different local buses (LB 1 and LB2) as well as the limitation of unbalance level at DO side. 
IV. OPTIMIZATION PROBLEM FORMULATION
Based on the analysis and the model built above, in order to actualize MPQL control in an islanded system, an optimization problem can be formulated. As CB is the most sensitive bus in the system, secondary control is in charge of keeping the best power quality on CB. TCGs can be used as decision variables for changing the VUF on different LBs.
A . Objective Function
The objective function Fob} can be established to differentiate the power quality level of LBs, defined as [11]:
where VUFLBi is the VUF on / h LB, a is a constant set to 2, m the is total number of controlled buses, and the coefficients kLBi denotes the relative importance of / h LB. The objective is actually to control the VUF on / h LB to a proportional level compared with the reference LB (LB 1).
B . Constraints
The constraints of this optimization problem can include: (a)VUF at each LB (VUFrm, i=1,2, ... ,n) is limited to a certain value LLBi; (b)VUF at each DG side (VUFDG;, i=1,2, ... ,n) is limited to a certain value LDGi; (c )DG phase current (loabc;, i=1,2, ... ,n) are bounded to Le;. The constraint functions are formulated as follows [11] , [12] :
where rLB; is the penalty factor for the VUF violation on the / h LB, rr)(;i is the penalty factor for the VUF violation on the / h DG, rCi is the penalty factor for the violation of phase current constraint of il h DG. These penalty factors denote the relative importance of different constraints. The limits LLBi, LDGi and Le; are defined by operators.
VUFLB; and VUFDGi can be calculated according to (I) , (4)�(6).
In order to predict the phase current loabci, the negative sequence current of the DG unit is first calculated: (12) where ��� and i� are the negative sequence output voltage and current of / h DG, Vl/;; is the negative sequence voltage at / h LB, Y,)1 is the negative sequence line impedance between the DG and the LB. ��� and Vl/;; can be calculated according to (4) , (5) and (7), Yo1 can be estimated with acceptable error.
As the positive sequence current i� is not affected by compensation, it can be measured locally and sent to central controller. Phase current of the / h DG can be calculated as:
where loai, lohi and i"c! are the phase current of / h DG, i� is the zero sequence current (it can be neglected in this case).
C. Combined Objective Function with Constraints Included
As genetic algorithm is used in this paper, the objective function and constraints are integrated in to a combined objective function defmed as:
where F is the objective function with constraints integrated, Fobj, GLB, GDG and Gc are defined above. kr, kGLB, kGl)(; and kc;c: are the coefficients defining the influence of these objectives and constraints. For strict constraints, the penalty coefficients are usually set much larger than other ones. In addition, as TCGs are used as decision variables, in order to keep the total amount of compensation efforts, the total amount of TCGs has to be fixed.
V. HARDWARE-IN-THE-Loop REsULTS
In order to verify the effectiveness of the method, hardware-in-the-Ioop (HIL) simulation is conducted. The example system is shown in Fig. 3 . The parameter settings are given in Tables I and II . In the Tertiary Controller part, the coefficients kGTR, kGTJG and kGC are relatively much larger than objective function coefficient kF so as to prevent the violation of limits. The VUF limits on LBI and LB2 (LrRI and LrR2) are : set to 3% and 1% respectively, which means LB2 has a relatively higher power quality requirement than LB 1. On DO side the VUF limitation (L1X7l and L1X72) and phase current limitation (LCI and Lc2) are respectively set to 4% and 14A (peak value) for both DOs. The coefficients kLBI and kLB2 are set to I which means that if no constrain is violated the optimization control tends to control the VUF in LBI and LB2 to the same level. Note that the ratio of kr.R1 and krR2 can be changed according to the relative importance of the buses.
As constraints and objective function are integrated into one function, genetic algorithm is used for searching for global optimum. A load changing process is given to MO plant to test the effectiveness of the method. The simulation results are shown in Fig has relatively smaller impedance than the one between LBI and CB. This result is in accordance with the analysis in Fig. 5 that before compensation (V(I = 0 ), Vlii2 is larger than Vlin . This process is also demonstrated in Fig. 4 that after compensation the negative sequence voltage at LB I and LB2 are changed to inverse direction and the absolute value of VUFLBI is larger than VUFLB2.
D. Stage 4: Tertiary Optimization Activated
During Stage 4, tertiary optimization control is activated. Here the objective is to control VUF on LB I and LB2 to a fixed ratio (1: 1). It can be seen in Fig. 5 that during Stage 4, the phase currents are all less than the limit value 14A, VUF at LBs and DO sides are all within limit value, so that no constraint is violated, thus VUFLBI and VUFLB2 are controlled to 0.46 equally which is in accordance with the pre-set ratio I: I. This change is achieved by the adjustment of TCGI and TCG2 (changed to 0.77 and 1 . 23) so as to adjust the compensation efforts of DO I and 002. It can be seen from #1 in Fig. 5 that the VUFat DO sides are changed to 0.71 and 1.14 whose ratio is equal to the ratio between TCGI and TCG2. According to simulation results, by decreasing Vs� while increasing Vs�, the VUF on LB I is decreased and the VUF in LB2 is increased while the VUF on CB is kept at 0.25%.
The objective function is plotted in Fig. 6 regarding TCG values, the optimization is to minimize the objective function (the solution in dark green part). The diagonal dashed line is the constraint of total compensation efforts (TCG1+TCG2=2), which means the fmal solution has to be located on this line. The final solution during this phase is given as (0.77, 1 . 23) located in the middle of dark green part and on the diagonal line which demonstrates that the solution given by the optimization algorithm is located at the optimum point.
E. Stage 5: More Unbalance Load Added to CB During Stage 5, more unbalance load is added to CB. It can be observed in Fig. 5 that after the loading process, VUF on CB is fast restored to the low level (0.25%) by secondary compensation while the VUF in DO terminals and LBs are all increased. However, VUF in LB2 exceeds the limitation of 1 (see 40s�50s in #2 in Fig. 5 ). Also at 50s, the phase A current of 002 is going to exceeds the limits of 14A. Tertiary control detects the violation of constraints and readjusts the TCG values so as to keep VUF on LB2 less than 1. Around 50s, TCGI and TCG2 are changed to 0.98 and 1 . 02 respectively and the system enters steady state. During steady state, the DO phase currents, VUF values at DO sides and LBs are all within limitations. VUF at CB is kept at 0.25. 2"
'"
In Fig. 7 , the objective function is plotted under this load condition, the solution given by the algorithm (0 . 98, 1 . 02) IS demonstrated to be located at the global minimum point.
VI. CONCLUSION
This paper proposes a hierarchical control to realize MPQL control for unbalance compensation in microgrids. The proposed hierarchy includes three levels: primary level for negative sequence power sharing control, secondary level for unbalance compensation control and tertiary level for global power quality optimization. HIL simulation results are presented to demonstrate that the proposed method is capable of controlling the unbalance level on each bus according to their limits and power quality requirements. This method realizes accurate unbalance control among buses in an islanded system considering different power quality requirements of the buses and compensation limits of DGs. This method also enables the possibility of higher level 6 scheduling and management for power quality control in micro grids so as to realize economic and technical objectives.
VII. ApPENDIX
The detailed matrices used in (2) are described as follows:
[ , + 0' 2 + 02
